





Napajanje u elektronskim kolima










Model idealnog logičkog kola




- Funkcije odlučivača:
EXOR, XOR, AND,
NAND, OR, NOR...
- Prekidači ne smeju
istovremeno da budu
uključeni, ostale tri
kombinacije su
dozvoljene → 3
logička stanja!

Statičke karakteristike idealnog logičkog kola


- Pozitivna logika $V(1) > V(0)$
- Negativna logika $V(1) < V(0)$
- $V(1) = V_{DD}$
- $V(0) = 0$
- $V_{th} = V_{DD}/2$
- $R_{izl} \rightarrow 0$
- $R_{ul} \rightarrow \infty$

Primer:inverter




MOS tranzistor kao prekidač


- princip rada





$$I_D = \begin{cases} \approx 0, & V_{GS} < V_T \\ \frac{B}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS}) \approx \frac{B}{2} (V_{GS} - V_T)^2, & V_{GS} > V_T, V_{DS} \geq V_{GS} - V_T \\ \frac{B}{2} [2(V_{GS} - V_T)V_{DS} - V_{DS}^2], & V_{GS} > V_T, V_{DS} < V_{GS} - V_T \end{cases}$$

$$I_D = \frac{B}{2} [2(V_{GS} - V_T)V_{DS} - V_{DS}^2] \approx B(V_{DD} - V_T)V_{DS} = \frac{V_{DS}}{r_{on}}$$






Realizacija CMOS invertora



Staticke karakteristike CMOS invertora

- Pozitivna logika $V(1) > V(0)$ ✓
- $V(1) \neq V_{DD}$! $V(1) = f(I(1))$
- $V(0) \neq 0$! $V(0) = f(I(0))$
- $V_{th} \neq V_{DD}/2$, nema smisla, zabranjena zona!
- $R_{izl} \neq 0$
- $R_{ul} \rightarrow \infty$ ✓

- V_{OH} – izlazni napon logičke jedinice
- V_{IH} – minimalni napon na ulazu koji kolo prepoznaće kao logičku jedinicu
- V_{OL} – izlazni napon logičke nule
- V_{IL} – maksimalni napon na ulazu koji kolo prepoznaće kao logičku nulu



Margine šuma

$$V_{OH} - V_{IH}$$

$$V_{IL} - V_{OL}$$

- I_O – izlazna struja
- I_{OH} – maksimalna izlazna struja logičke jedinice
- I_{OL} – maksimalna izlazna struja logičke nule